MULTIPROCESSORS FROM A SOFTWARE PERSPECTIVE

Saman P. Amarasinghe
Jennifer M. Anderson
Christopher S. Wilson
Shih-Wei Liao
Brian R. Murphy
Robert S. French
Monica S. Lam
Stanford University
Mary W. Hall
California Institute of Technology

Like many architectural techniques that originated with mainframes, the use of multiple processors in a single computer is becoming popular in workstations and even personal computers. Multiprocessors constitute a significant percentage of recent workstation sales, and highly affordable multiprocessor personal computers are available in local computer stores. Once again, we find ourselves in a familiar situation: hardware is ahead of software.

Because of the complexity of parallel programming, multiprocessors today are rarely used to speed up individual applications. Instead, they usually function as cycle-servers that achieve increased system throughput by running multiple tasks simultaneously. Automatic parallelization by a compiler is a particularly attractive approach to software development for multiprocessors, as it enables ordinary sequential programs to take advantage of the multiprocessor hardware without user involvement. This article looks to the future by examining some of the latest research results in automatic parallelization technology.

Why multiprocessors?

The success of the RISC revolution demonstrates that designers must take state-of-the-art compiler technology into account when creating next-generation machines. The effectiveness of parallelizing compilers, besides being important for existing systems, has significant implications for future machine design. Once multiple processors are transparent to the programmer, multiprocessors will be as easy to use as traditional uniprocessors. We can then evaluate the multiprocessor solely on price/performance and treat additional processors like other performance enhancement features such as the cache organization or the instruction pipeline.

This perspective is particularly significant in the design of future microarchitectures. In the quest for better microprocessor performance, the current trend to build wider superscalar or VLIW (very long instruction word) machines. As designers add more functional units to a processor, however, fewer programs can use all the units effectively, and the marginal return of the additional hardware decreases. In fact, higher processor complexity can increase a machine's cycle time, which may even slow down the performance of programs that do not take advantage of the increased parallelism.

Only regular numeric programs have successfully exploited instruction level parallelism (ILP) at a higher level than that offered in today's microprocessors. For many of these programs, automatic parallelization can also produce efficient results on a multiprocessor. The compiler can sometimes even find multiprocessor-usable parallelism in programs that exhibit little ILP. More importantly, a multiprocessor's additional hardware cost is not wasted on inherently sequential applications, which can still run in a multiprogrammed mode to deliver better overall system throughput.

The multiprocessor also offers several hardware implementation advantages over a single large and complex processor. The multiprocessor's modularity makes possible a system design based on a replicated processor core, possibly an already existing one. The reduced complexity of the multiprocessor design makes possible a faster clock speed and a shorter time to market.

Experimental data we obtained using the SUIF (Stanford University Intermediate Format) compiler support the view that multiprocessors can effectively parallelize individual applications. SUIF is a research parallelizing compiler developed at Stanford University over the last seven years. The
Case study: applu

The primary routines in the applu program calculate the lower and upper triangle solutions to a series of partial differential equations. The following is an excerpt of the code for the main loops in these routines.

```fortran
    do k = 2, nz-1
      do j = 2, ny-1
        do i = 1, nx-1
          v(m,i+1,k) = v(m,i,k) - omega*v(m,i,i+1,k) + dy(m,i+1,k) + dz(m,i,i+1,k)
          do m = 1, 5
            do l = 1, 5
              t(m,l) = ...
              t(m,l) = ...
          end do
        end do
      end do
    end do
```

Good parallel performance on this application requires both the advanced array analysis and the locality optimizations described in this article. Notice that each of the iterations of the three outer loops defines and uses the same array, t. The compiler gives each processor a private copy of the array so that the processors will not interfere with each other. As there is a data dependence between the accesses of array v in different iterations, SUIF achieves concurrency by pipelining the iterations.

Finally, to minimize the frequency of synchronization, the compiler assigns a block of iterations to each pipeline stage. The blocking transformation not only improves cache locality, but can also minimize synchronization and communication in multiprocessors. These transformations yield a speedup of over 2.5 times on a four-processor machine. This example illustrates the importance of a well-integrated set of advanced techniques.

SUIF parallelizing compiler

The SUIF parallelizing compiler is a fully functional compiler that converts sequential Fortran and C programs into SPMDe (single program, multiple data) source code for shared-memory multiprocessors. For the experiments described in this article, we generated a combination of C and Fortran source code; we used C code to coordinate parallel execution and Fortran code for most of the programs' computational sections.

To provide a complete context in which to evaluate new research techniques, the SUIF system includes the conventional parallelization techniques that form the basis for most commercial parallelizers today. It performs data dependence analysis—which determines whether iterations of a loop operate on different array elements—to decide if a loop is parallelizable. It uses techniques that recognize reduction operations (for example, summations and products), convert a scalar variable into private copies on each processor, and transform loop nests (such as interchanging inner and outer loops) for the sake of parallelism and locality. We refer to these analyses and optimizations as "first-generation" parallelization techniques. In 1994, we released a system consisting of these basic parallelization techniques. It is publicly available via the World Wide Web at http://sufi.stanford.edu.

Besides these conventional techniques, the SUIF system includes three unique experimental components, which we will also make publicly available once they are stable. First, to extend the scope of parallelization to include C programs, we have developed an interprocedural algorithm that disambiguates pointer variables. Second, since the multiprocessor's unique abilities include executing loops containing complex control flow in parallel, we have extended previous techniques to identify outer-loop parallelism. Finally, as memory behavior can significantly affect performance on a shared-memory architecture, SUIF contains a suite of locality optimization techniques to make multiprocessor caches more effective. The case study boxes pre-
Case study: turb3d

The main computation in the turb3d program is a series of loops that compute three-dimensional fast Fourier transforms (FFTs). While these loops are parallelizable, they all have a complex control structure containing large amounts of code, as shown in Figure A. The boxes represent procedures, and the lines represent procedure invocations. Each parallel loop, as the diagram indicates, consists of over 500 lines of code spanning eight or nine procedures, with up to 12 procedure calls.

To get any significant speedup, we must parallelize these outer loops. The key to discovering the parallelism is interprocedural array analysis. The compiler determines that iterations of the outer loops operate on independent planes of the arrays across the procedure calls. This analysis is difficult because the program contains array reshapes such that the three-dimensional arrays are treated as long vectors in some of the procedures. Once parallelized, turb3d yields a speedup of over 3.5 on a four-processor machine.

Figure A. Parallelized loops, turb3d, showing complexity only.

...sent two examples of our work with the SPEC95p benchmark suite.

Pointer analysis for C. For automatic parallelization to become generally useful, we must be able to handle popular programming languages. With the exception of Fortran, most programming languages in use have pointer variables that allow programmers to directly store and retrieve data addresses. Designed for low-level programming, the C language allows programmers even the freedom to perform arithmetic operations on the pointers. The presence of pointers makes parallelization difficult, as the compiler must prove that two memory operations are certain to access different locations before it can reorder them in a parallel execution. The analysis to determine if pointer variables might refer to the same location is known as pointer alias analysis.

Pointer alias analysis is one of the hardest problems in compilation. Obtaining precise results requires the compiler to apply the technique interprocedurally, across the entire program. Since the behavior of a procedure may depend on the aliases that hold in the context where it is invoked, precise results also demand a context-sensitive analysis, which considers each calling context separately. Many context-sensitive analyses summarize the effect of each function for efficiency, but pointer analysis is not amenable to such an optimization.

Building upon results generated by many researchers in the area, we have developed a new pointer analysis algorithm that finds context-sensitive pointer aliases efficiently. Our approach is to identify the calling context aliases relevant to the procedure's behavior and then analyze the procedure once for all calling contexts that have the same relevant aliases. This leads to very fast analysis times and fully context-sensitive results. The analysis can differentiate between pointers to global and stack variables, but can only differentiate pointers to heap data structures allocated at different program points or in different calling contexts. For example, the algorithm can determine that two lists are disjoint if the lists elements happen to be created by two different statements in the program, but it cannot determine that the data structures are linked lists. We currently have the technology to parallelize simple array-based computations written in C with about the same effectiveness as if the programs had been written in
Fortran. We expect to see further progress in pointer alias analysis and its applications in the near future.

Finding coarse-grained, loop-level parallelism. Efficient, hand-parallelized codes tend to be dominated by large, outer parallel loops. Thus, for the compiler to achieve the same effect as hand parallelization, it must successfully parallelize large segments of code that may span many procedures.

Advanced array analyses. Parallelizing an outer loop is not just a matter of adding a "parallel" directive to a loop, because it is often necessary to change the data structures the computation uses. For example, it is very common for each iteration of a loop to assign and then use the same variable. To make the loop parallelizable, the compiler must give each processor a private copy of the variable. As another example, a loop might contain a reduction (for example, computation of a sum, product, or maximum over a set of data elements) that a compiler can parallelize by having each processor compute a partial reduction locally and update the global result at the end. To find parallel inner loops, we can simply privatize scalar variables and transform reductions that write to scalar variables. To find outermost parallel loops, however, we must extend these analyses to array variables.

Array privatization analysis is much more difficult than the data dependence analysis found in first-generation parallelizers. For the latter, the compiler need only prove that different loop iterations are operating on different array elements. For the former, iterations may operate on the same locations, but the values one iteration generates must not be used by another.

The SUIF parallelizer also performs array reduction recognition. This technique locates reductions based on commutative operations—like summation, product, minimum, and maximum—that are updates of the same memory location. This approach is powerful enough to recognize commutative updates of indirectly accessed array locations, enabling the compiler to parallelize even reductions that operate on sparse arrays.

Interprocedural parallelization analysis. To find parallelism in outer loops, the compiler must perform analysis across procedure boundaries. A simple way to eliminate procedure boundaries is to perform in-line substitution—replacing each procedure call by a copy of the called procedure—and perform program analysis in the usual way. However, this approach does not work for recursive programs and is not a practical solution for large programs, as program size can increase to an unmanageable extent. Interprocedural analysis, which applies data-flow analysis techniques across procedure boundaries, can be much more efficient by analyzing only a single copy of each procedure.

We have developed an interprocedural parallelizer that incorporates a comprehensive suite of analyses for parallelization. Our compiler includes a set of interprocedural analyses on scalar variables, including dependence and privatization analysis and reduction recognition. It also includes several interprocedural analyses that assist the array analysis, including constant propagation, induction variable elimination, recognition of loop-invariant computations, and symbolic relation propagation. Finally, the compiler performs array data dependence analysis and all the advanced array analyses mentioned earlier in an interprocedural manner. This powerful set of optimizations can parallelize loops spanning hundreds of lines of code and numerous non-trivial functions.

The interprocedural analysis algorithm we use is both precise and efficient. Our analysis is flow sensitive, which means that it precisely captures the effects of the control flow within each procedure. We use a region-based approach, where the regions of interest are loops and procedures. The algorithm separates analysis of procedure side effects from the propagation of calling contexts to the procedure, so that two passes over the program call graph suffice to complete a flow-sensitive analysis. In addition, we use selective procedure cloning to make the results context sensitive and therefore more precise. This technique replicates the analysis information for a procedure whenever two paths to the procedure contribute very different data-flow information.

Cache optimizations. As processors get faster, the memory hierarchy plays an increasingly important role in determining performance. Microprocessors rely on caches to shorten the effective memory access time, but caches often perform poorly on numeric applications. Since numeric applications have large data sets, a microprocessor often displaces data before it can reuse them. In cache-coherent multiprocessors, data sharing between processors introduces even more cache traffic, exacerbating the problem. Cache misses occur not only when processors share the same data words, but also when they use different words on the same cache line. Moreover, as each processor operates on only a subset of the data, it is more likely that the data it touches will have little spatial locality, further reducing cache benefits.

Cache performance has been a focus of the SUIF compiler from the very beginning of the project. We have developed techniques to partition computation across processors to minimize interprocessor communication. Through unimodular loop transformations and blocking, the compiler reorders the computation each processor executes to enhance data locality. We have also developed an interprocedural algorithm that changes the array data layout to minimize unnecessary cache traffic. The algorithm recognizes arrays to allocate data accessed by one processor in contiguous locations. For example, the compiler might change the organization of an array from column major to row major, or restructure a 2D array as a 3D array. We developed all the loop and data transformation algorithms within a unified theoretical framework based on linear algebra. Experimental results show that this technique can significantly improve program performance.

Parallelizing SPEC92fp programs

The SPEC92fp benchmark suite consists of 14 floating-point applications, briefly described in Table 1, next page. The standard measure of machine performance is the SPEC ratio, which compares the machine performance to that of a reference machine. The total SPEC ratio is the geometric mean of the ratios obtained for individual programs.

The amount of parallelism the compiler can recognize
Table 1. Characteristics of SPEC92fp programs.

<table>
<thead>
<tr>
<th>Program</th>
<th>Language</th>
<th>No. of lines</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>alvin</td>
<td>C</td>
<td>272</td>
<td>Neural network training</td>
</tr>
<tr>
<td>doduc</td>
<td>Fortran</td>
<td>5,334</td>
<td>Monte Carlo simulation of nuclear reactor</td>
</tr>
<tr>
<td>ear</td>
<td>C</td>
<td>5,237</td>
<td>Human ear simulation</td>
</tr>
<tr>
<td>fpnp</td>
<td>Fortran</td>
<td>2,718</td>
<td>Quantum chemistry code</td>
</tr>
<tr>
<td>hydro2d</td>
<td>Fortran</td>
<td>4,448</td>
<td>Astrophysics simulation using Navier-Stokes</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>equations</td>
</tr>
<tr>
<td>md1dp2</td>
<td>Fortran</td>
<td>3,883</td>
<td>Molecular dynamics model (double precision)</td>
</tr>
<tr>
<td>md1dp2</td>
<td>Fortran</td>
<td>4,456</td>
<td>Molecular dynamics model (single precision)</td>
</tr>
<tr>
<td>nasa7</td>
<td>Fortran</td>
<td>1,177</td>
<td>Seven floating-point intensive kernels</td>
</tr>
<tr>
<td>ora</td>
<td>Fortran</td>
<td>523</td>
<td>Ray tracing</td>
</tr>
<tr>
<td>spice2g6</td>
<td>Fortran/C</td>
<td>18,912</td>
<td>Analog circuit simulator</td>
</tr>
<tr>
<td>su2cor</td>
<td>Fortran</td>
<td>2,514</td>
<td>Quantum physics code</td>
</tr>
<tr>
<td>swm256</td>
<td>Fortran</td>
<td>487</td>
<td>Shallow water simulation</td>
</tr>
<tr>
<td>tomosatv</td>
<td>Fortran</td>
<td>195</td>
<td>Vectorized mesh</td>
</tr>
<tr>
<td>wave5</td>
<td>Fortran</td>
<td>15,062</td>
<td>Maxwell's equations and particle equations of motion</td>
</tr>
</tbody>
</table>

Figure 1 shows the performance of the SPEC92fp programs on a Cray Research C90 processor in terms of MFlops (million floating-point operations per second). The Compiler options box lists the flags we used to compile the programs.

The C90 obtained a SPEC92fp ratio of 540. We calculated the MFlops rates shown in Figure 1 using a set of reference floating-point operation counts we obtained by running the optimized programs on a simple RISC microprocessor. A reference floating-point count provides a common basis for comparing between machines, since hardware features such as masked vector operations and predicated or speculative executions tend to inflate the number of floating-point operations executed. For the graph, we have sorted the programs in ascending order of MFlops rates achieved.

Our results indicate that the attained MFlops rates vary from a few MFlops for spice2g6 to 646 MFlops for swm256. Roughly half the benchmarks are successfully vectorized, achieving performance in excess of 200 MFlops; the poorly vectorized programs execute at less than 75 MFlops. The vectorizable programs, because of their inherent parallelism, are likely to depend heavily on the program's structure and how it is written. To get some insight into the program structure and provide a means of calibrating the performance results, we measure how well these programs are vectorized. Successfully vectorized programs tend to be dense matrix computations and contain simple, easily parallelizable loops. Conversely, programs that are not vectorized present a greater challenge to the parallelizer.
run well on a multiprocessor. Thus, to highlight the relationship between program structure and parallelizability, we maintain this order for the SPEC92fp programs when presenting the experimental results.

Analyzing the SUIF parallelizer. We used the SUIF compiler to parallelize the SPEC92fp programs, generating SPMD code in a combination of C and Fortran. We fed this code to the native compiler on the Digital 8400, using the "best" flags as reported by Digital whenever meaningful. If SUIF failed to find significant parallelism in a program, we passed the original sequential program to the native compiler unchanged.

To analyze the success of parallelization, we present three sets of experimental results in Figure 2. Figure 2a shows the parallel coverage, defined as the percentage of the original (sequential) computation found to be executable in parallel. Figure 2b shows the granularity of parallelism, defined as the average sequential execution time of the loops identified as parallel. Finally, Figure 2c shows the relative speedups of the applications on a four-processor Digital 8400 machine. These graphs highlight the importance of the advanced analysis techniques by showing the results we obtained with the full SUIF compiler as well as those we obtained using the first-generation parallelization techniques alone.

**Parallel coverage.** High parallel coverage indicates that the compiler analysis located significant amounts of parallelism in the computation—a prerequisite to efficient parallel performance. By Amdahl’s law, even a program with as much as 80 percent coverage cannot achieve more than a speedup of 2.5 on four processors and 3.3 on eight processors. Figure 2a shows that the first-generation parallelizer finds almost no parallelism beyond vectorizable loops in the Fortran programs.

With all its advanced techniques, SUIF is fairly successful in locating parallelism in SPEC92fp. The C pointer analysis algorithm allows SUIF to locate loop level parallelism in the two C programs (alvinn and ear). SUIF also finds significant parallelism in about half of the nonvectorizable programs as a result of the advanced array analyses and interprocedural analysis. Ten of the 14 SPEC92fp programs have a coverage of at least 80 percent.

SUIF fails, however, to find much parallelism in three of the SPEC92fp programs. Examination reveals that each of these programs is written in a convoluted programming style that obscures the original program semantics. In fact, two of these programs contain no significant loop level parallelism without a major rewrite of the algorithm. In conclusion, SUIF is effective in finding the statistically analyzable parallelism in

---

**Figure 2.** SPEC92fp parallelization with SUIF: parallel coverage (a), granularity of parallelism (b), and speedup on four processors (c).
Table 2. SPEC92fp execution times (in seconds).

<table>
<thead>
<tr>
<th>Program</th>
<th>Cray C90</th>
<th>Reported*</th>
<th>SUIF parallelized (no. of processors)</th>
</tr>
</thead>
<tbody>
<tr>
<td>splice2g6</td>
<td>498.6</td>
<td>102.5</td>
<td>102.5 102.5 102.5</td>
</tr>
<tr>
<td>fdduc</td>
<td>15.0</td>
<td>4.9</td>
<td>4.9 4.9 4.9</td>
</tr>
<tr>
<td>fpsssp</td>
<td>75.8</td>
<td>14.1</td>
<td>14.1 14.1 14.1</td>
</tr>
<tr>
<td>ora</td>
<td>32.8</td>
<td>20.0</td>
<td>19.7 4.9 2.5</td>
</tr>
<tr>
<td>mldgp2</td>
<td>21.1</td>
<td>16.0</td>
<td>15.6 8.6 6.9</td>
</tr>
<tr>
<td>wave5</td>
<td>14.2</td>
<td>11.8</td>
<td>11.8 11.8 11.8</td>
</tr>
<tr>
<td>mldgp2</td>
<td>21.7</td>
<td>14.1</td>
<td>14.2 8.0 6.4</td>
</tr>
<tr>
<td>alvinn</td>
<td>4.8</td>
<td>8.0</td>
<td>8.6 3.5 2.9</td>
</tr>
<tr>
<td>nasa7</td>
<td>10.5</td>
<td>26.5</td>
<td>40.0 17.5 17.4</td>
</tr>
<tr>
<td>soar</td>
<td>12.9</td>
<td>20.0</td>
<td>20.0 20.0 20.0</td>
</tr>
<tr>
<td>hydro2d</td>
<td>6.2</td>
<td>23.8</td>
<td>27.0 10.4 8.8</td>
</tr>
<tr>
<td>su2cor</td>
<td>4.3</td>
<td>17.6</td>
<td>22.7 14.1 15.9</td>
</tr>
<tr>
<td>tocmav</td>
<td>1.0</td>
<td>3.7</td>
<td>5.0 1.3 0.7</td>
</tr>
<tr>
<td>swm256</td>
<td>8.2</td>
<td>29.0</td>
<td>31.2 8.4 4.6</td>
</tr>
</tbody>
</table>

* One processor.

The results show that programs with outer-loop parallelism tend to have a higher granularity. The vectorizable codes show a varied granularity of parallelism, ranging from a few microseconds to one second. Considering that SPEC92fp programs have relatively small data sets and short running times, it is not surprising that some of the granularities are very small.

Relative speedup: Figure 2c shows that the first-generation parallelization techniques can only speed up five of the 14 SPEC92fp programs, and all of them are vectorizable programs. With the advanced research components, SUIF speeds up four more programs, bringing the total number of programs that benefit from parallelization to nine. As we can see from the figures, a program's speedup factor is highly correlated to its parallel coverage and its granularity of parallelism.

Due to its fine granularity of parallelism, soar is the only program that does not speed up despite its high parallel coverage. Although su2cor and hydro2d also suffer from fine-grained parallelism, they do speed up with increased data set size, as demonstrated by the SPEC92fp programs (see following section). The execution times of nasa7 and tocmav improve due to locality optimizations. Finally, mldgp2, mldgp2, and ora demonstrate the success of SUIF in exploiting coarse-grained parallelism.

**SPEC92fp on Digital 8400.** The Digital 21164 is a quad-processor superscalar microprocessor, with two 64-bit integer and two 64-bit floating-point pipelines. At a clock rate of 360 MHz, its peak performance is 1,200 MIPS or 600 Mflops. The processor has on-chip an 8-KByte instruction cache, an 8-KByte data cache, and a 96-KByte combined second-level cache. The memory system allows multiple outstanding off-chip memory accesses. The Digital 8400 is a bus-based, shared-memory multiprocessor containing up to twelve 21164 processors. Besides the two-level caches on chip, each processor has 4 MBytes of 10-nsec external cache. The 256-bit data bus, which operates at 75 MHz, supports 265-nsec memory read latencies. We performed our experiments on an 8400 with 1 GByte of shared memory configured as two banks with 512 MBytes each.

Table 2 shows the performance data of the SPEC92fp pro-
grams for the Cray C90, the SPEC92fp results reported by Digital for a single 21164 processor, and the performance results obtained by the SUIF compiler for one, four, and eight processors on the 8400. Due to parallelization overheads and the ineffectiveness of the native compiler in dealing with SUIF-generated code, some of the SUIF-generated uniprocessor programs run slower than the vendor-reported times. The SPEC92fp ratio measured on a single processor running the parallel code is only 465—closer to Digital’s reported base ratio of 437 than its best ratio, 506. Despite the loss in uniprocessor performance, the SUIF-parallelized code on the 8400 achieves an impressive SPEC92fp rating of 845 for four processors, and 1,016 for eight processors.

Figure 3 shows Mflops rates (with the same reference floating-point operation count mentioned earlier) calculated for a Cray C90 processor, a single 21164 processor using the reported data, and the 8400 running with different numbers of processors. The three programs with the highest parallel coverage and coarsest granularity of parallelism (ora, tomatv, and swm256) speed up linearly as the number of processors increases. For the rest of the programs, the improvement due to parallelization decreases as the number of processors increases. We expected the phenomenon of decreasing marginal return, since the SPEC92fp programs have small data set sizes; all the programs but spice2g66 run in under 30 seconds on a single 21164 processor.

The experimental results suggest that building multiprocessors out of fast microprocessors is an effective technique for achieving high performance. A single 21164 processor executes the SPEC92fp programs with performance in excess of 60 Mflops consistently, and above 100 Mflops in many cases. It outperforms the C90 on half the benchmark suite and delivers very competitive SPEC92fp performance. The overall performance of the multiprocessor is impressive, with six programs attaining over 200 Mflops on eight processors. A small number of 21164s can beat the C90 on the most vectorizable programs, with the eight-processor system attaining 613 Mflops for tomatv and 1.15 GFlops for swm256. The multiprocessor further extends the microprocessor’s lead over the vector machine for some of the nonvectorizable codes (for example, ora and mdlsp2).

The multiprocessor’s weakness is in supporting parallel codes that operate on small vectors, as the su2cor and ear applications illustrate. Today’s multiprocessors do not support fine-grained parallelism well; the three levels of private per-processor cache in the 8400 system make data sharing between processors very expensive. Better support, such as a shared second-level cache, can improve future performance as multitich module implementation techniques mature or as the level of integration increases.

Finally, there are always programs that are not amenable to parallelization (for example, spice2g6 and dopuc). However, because of complex control flow and data structures, these programs are not amenable to other performance enhancements such as vectorization or instruction level parallelism either. While multiprocessors cannot speed up such individual applications, the processors can execute different programs or instances of the same program at the same time. For example, the usefulness of running multiple Spice simulations at the same time is clear. This option makes the multiprocessor a more versatile architecture than a very wide superscalar machine.

**SPEC92fp**

Table 3 describes the SPEC92fp programs and lists the performance results we obtained running SUIF-parallelized codes on one, four, and eight processors. We have sorted

---

### Table 3. SPEC95fp execution times (in seconds).

<table>
<thead>
<tr>
<th>Program</th>
<th>Lines (no.)</th>
<th>Description</th>
<th>Reported*</th>
<th>1</th>
<th>4</th>
<th>8</th>
</tr>
</thead>
<tbody>
<tr>
<td>fpopp</td>
<td>2,784</td>
<td>Quantum chemistry code</td>
<td>445.0</td>
<td>445.0</td>
<td>445.0</td>
<td>445.0</td>
</tr>
<tr>
<td>apsi</td>
<td>7,361</td>
<td>Pseudospectral air pollution model</td>
<td>151.0</td>
<td>151.0</td>
<td>151.0</td>
<td>151.0</td>
</tr>
<tr>
<td>wave5</td>
<td>7,764</td>
<td>Maxwell's equations and particle equations of motion</td>
<td>193.0</td>
<td>193.0</td>
<td>193.0</td>
<td>193.0</td>
</tr>
<tr>
<td>su2cor</td>
<td>2,332</td>
<td>Quantum physics code</td>
<td>185.0</td>
<td>227.4</td>
<td>86.2</td>
<td>78.9</td>
</tr>
<tr>
<td>applu</td>
<td>3,868</td>
<td>Parabolic/elliptic partial differential equation solver</td>
<td>333.0</td>
<td>380.4</td>
<td>124.3</td>
<td>86.8</td>
</tr>
<tr>
<td>mgrid</td>
<td>666</td>
<td>Multigrid solver for computing 3D potential field</td>
<td>258.0</td>
<td>293.1</td>
<td>73.4</td>
<td>48.5</td>
</tr>
<tr>
<td>tomatv</td>
<td>190</td>
<td>Vectorized mesh generation code</td>
<td>241.0</td>
<td>295.2</td>
<td>65.9</td>
<td>44.2</td>
</tr>
<tr>
<td>turb3d</td>
<td>2,100</td>
<td>Isotropic, homogeneous turbulence simulation</td>
<td>373.0</td>
<td>383.3</td>
<td>103.8</td>
<td>60.9</td>
</tr>
<tr>
<td>hydro2d</td>
<td>4,292</td>
<td>Astrophysics simulation using Navier-Stokes equations</td>
<td>300.0</td>
<td>294.1</td>
<td>76.9</td>
<td>48.0</td>
</tr>
<tr>
<td>swim</td>
<td>429</td>
<td>Shallow-water simulation</td>
<td>371.0</td>
<td>420.3</td>
<td>80.9</td>
<td>37.9</td>
</tr>
</tbody>
</table>

* One processor
Figure 4. Performance of SPEC95fp.

the programs in ascending order of their speedups, shown in Figure 4.

SPEC uses up seven of the 10 SPEC95fp programs. Programs fppp, apsi, and wave5 suffer from poor parallel coverage. The su2cor program has 90 percent coverage, but its average granularity of parallelism is less than 200 ms. For applu, SPEC achieves the speedup shown by parallelizing an outer loop using array privatization and blocking (see the earlier Case study box). The rest of the programs achieved almost a perfect speedup on four processors. In fact, swim speeds by superlinearly primarily because of the improvement in cache performance as each processor accesses less data. The programs continue to show improvement as the number of processors increases to eight.

Our results show that the multiprocessor organization is even more successful in improving the performance of SPEC95fp applications than of SPEC92fp. Moreover, the results for the SPEC95fp suite are more significant, as they are more representative of realistic workloads. Parallelization lowers the SPEC95fp ratio for one processor slightly from 12.2 to 11.2. However, it improves the performance by a factor of 2.3 on four processors, yielding a SPEC95fp ratio of 28.4. On eight processors, there is a gain of 3.2 times, yielding a SPEC95fp ratio of 38.4.

ARE MULTIPROCESSORS Viable, from a software perspective, as the next generation of microarchitecture? Automatic parallelization techniques are indeed mature enough to parallelize both Fortran and C programs that contain high degrees of instruction level parallelism. Compilers can now find parallel loops beyond the inner loops and across function calls, and can thus take advantage of the multiprocessor's unique ability to execute different threads at the same time. These outer parallel loops yield coarser granularity, which generally leads to higher performance. Small data set sizes can create parallel loops that are too fine-grained to run efficiently on today's multiprocessors, but future integration of multiple processors on a chip would help alleviate this problem.

In summary, multiprocessors provide a cost-effective and versatile general-purpose computational platform. The modularity of multiprocessors makes them relatively cheap and easy to build, leading to a faster clock and a shorter time to market. For parallelizable applications, they can speed-up a single application's execution; for sequential applications, they achieve efficient machine use and deliver higher system throughput by executing multiple programs at a time. Because they are effective for both types of applications, multiprocessors do not suffer as much from diminishing returns of increased complexity as do other architectural techniques for high performance. The multiprocessor is already a proven architecture among mainframes and workstations; it becomes even more affordable now that multiprocessor PCs are available on the market. As automatic parallelization technology matures and the hardware technology improves, the multiprocessor is a logical candidate for the next-generation microarchitecture.

Acknowledgments

We thank Robert Cohn, Zarko Cvetanovic, Tryggve Fossum, David Hunter, Jeff Lowney, and John Shaleshber for giving us access to the Digital multiprocessors and help with the machines. Charles Grassl helped us with the Gray Research C90 performance data, and Ed Bugnion with performance tuning. Finally, for their contributions we thank the rest of the SPEC group—Bob Wilson, David Heine, Chau-Wen Tseng, Patrick Sathyananth, Alex Sebold, and Amy Lim.

The research was supported in part by the Air Force Material Command and ARPA contract F30602-95-C-0068, an NSF Young Investigator award, an NSF CISE postdoctoral fellowship, and fellowships from AT&T Bell Laboratories, DEC Western Research Laboratory, and Intel Corporation.

References


Saman P. Amarasinghe is a PhD candidate in Stanford University's Electrical Engineering Department. His research interests include compilers and computer architecture. Amarasinghe received a BS in electrical engineering and computer science from Cornell University, and an MS in electrical engineering from Stanford University.

Jennifer M. Anderson is a PhD candidate in the Computer Science Department at Stanford University. Her research interests include compiler algorithms, computer architecture, and parallel and distributed computing. Anderson received a BS in information and computer science from the University of California, Irvine, and an MS in computer science from Stanford University.

Christopher S. Wilson is a staff compiler developer in the Stanford SUIF Compiler group. Wilson received a BS in math and computer systems engineering and an MS in computer science from Stanford University.

Shih-Wei Liao is a PhD candidate in the Electrical Engineering Department at Stanford University. His research interests include compilers and computer architecture. Liao received a BS in computer science from National Taiwan University and an MS in electrical engineering from Stanford University.

Brian R. Murphy is a PhD candidate in the Computer Science Department at Stanford University. His research interests include aggressive program analysis and programming languages and environments. Murphy received a BS in computer science and an MS in electrical engineering and computer science from the Massachusetts Institute of Technology.

Robert S. French is a PhD candidate in the Computer Science Department at Stanford University. His research interests include the compilation of event-driven hardware description languages. French received a BS in computer science from the Massachusetts Institute of Technology.

Monica S. Lam is an associate professor in the Computer Science Department at Stanford University. She currently leads the SUIF research project at Stanford University. Lam, recipient of an NSF National Young Investigator award, earned a BS from the University of British Columbia and a PhD in computer science from Carnegie Mellon University.

Mary W. Hall is a senior research fellow in the Department of Computer Science at the California Institute of Technology. Her research interests focus on compiler support for high-performance computing, particularly interprocedural analysis and automatic parallelization. Prior to joining Caltech, Hall was a research scientist at Stanford University working with the SUIF compiler group. Hall received a BA in computer science and mathematical sciences and MS and PhD degrees in computer science from Rice University.

Direct questions concerning this article to Saman Amarasinghe at Gates Building 406, M/C 9030, Stanford University, Stanford, CA 94305; saman@wildhog.stanford.edu.

Reader Interest Survey
Indicate your interest in this article by circling the appropriate number on the Reader Service Card.

Low 165  Medium 166  High 167

June 1996  61